MASTER SYLLABUS

ELEC 355 – EMBEDDED ELECTRONICS

Created by: Dr. Shahrokh Sani

SCHOOL OF ENGINEERING TECHNOLOGY
ELECTRICAL ENGINEERING TECHNOLOGY & ENGINEERING
SCIENCE DEPARTMENT

Fall- 2021

A. **TITLE:** EMBEDDED ELECTRONICS

B. **COURSE NUMBER:** ELEC 355

C. **CREDIT HOURS (Hours of Lecture, Laboratory, Recitation, Tutorial, Activity):**
# Credit Hours: 3
# Lecture Hours per Week: 2 per week
# Lab Hours per Week: 2 per week
Other per Week:

Course Length (# of Weeks): 15 weeks

D. WRITING INTENSIVE COURSE: No

E. GER CATEGORY: None

F. SEMESTER(S) OFFERED: Fall/Spring

G. COURSE DESCRIPTION: This course is designed to give students theoretical and hands-on experience in Field Programmable Gate Array (FPGA) and Very High-Speed Integrated Circuit Hardware Description Language (VHDL). The course covers the concept and architecture of Programmable Logic Device. The graphic editor of Altera’s Quartus Design software and VHDL text editor are used to define digital logic to FPGA.

H. PRE-REQUISITES/CO-REQUISITES:

   a. Pre-requisite(s): ELEC 165 (Digital Fundamentals & Systems), ELEC 166 (Digital Fundamentals & Systems Laboratory) and MATH 123 (Pre-Calculus Algebra) or permission of the instructor.
   b. Co-requisite(s): None
   c. Pre- or co-requisite(s):

I. STUDENT LEARNING OUTCOMES:

<table>
<thead>
<tr>
<th>Course Student Learning Outcome [SLO]</th>
<th>ABET Student Outcomes (1-5)</th>
<th>ISLO</th>
</tr>
</thead>
<tbody>
<tr>
<td>a. Solve problems that arise with Programmable Logic Device (PLD).</td>
<td>1. An ability to apply knowledge, techniques, skills and modern tools of mathematics, science, engineering, and technology to solve broadly defined engineering problems appropriate to the discipline.</td>
<td>5. Industry, Professional, Discipline-Specific Knowledge and Skills</td>
</tr>
<tr>
<td>b. Design flow and simulation processes associated with a design using VHDL and synthesizing it on FPGAs.</td>
<td>1. An ability to apply knowledge, techniques, skills and modern tools of mathematics, science, engineering, and technology to solve broadly defined engineering problems appropriate to the discipline.</td>
<td>5. Industry, Professional, Discipline-Specific Knowledge and Skills</td>
</tr>
<tr>
<td>KEY</td>
<td>Institutional Student Learning Outcomes</td>
<td></td>
</tr>
<tr>
<td>-----</td>
<td>-----------------------------------------</td>
<td></td>
</tr>
<tr>
<td>ISLO #</td>
<td>ISLO &amp; Subsets</td>
<td>[ISLO 1 – 5]</td>
</tr>
<tr>
<td>1</td>
<td>Communication Skills</td>
<td>Oral [O], Written [W]</td>
</tr>
<tr>
<td>3</td>
<td>Foundational Skills</td>
<td>Information Management [IM], Quantitative Lit./Reasoning [QTR]</td>
</tr>
<tr>
<td>4</td>
<td>Social Responsibility</td>
<td>Ethical Reasoning [ER], Global Learning [GL], Intercultural Knowledge [IK], Teamwork [T]</td>
</tr>
<tr>
<td>5</td>
<td>Industry, Professional, Discipline Specific Knowledge and Skills</td>
<td></td>
</tr>
</tbody>
</table>

J. APPLIED LEARNING COMPONENT: Yes √ No _____
If Yes, select one or more of the following categories:

- Classroom/Lab
- Civic Engagement
- Internship
- Creative Works/Senior Project
- Clinical Practicum
- Research
- Practicum
- Entrepreneurship
- Service Learning
- Community Service


M. **EQUIPMENT:** Altera DE2-115 Development and Education Board.

N. **GRADING METHOD:** A-F

O. **SUGGESTED MEASUREMENT CRITERIA/METHODS:**
   - Exams
   - Projects
   - Participation
   - Presentation

P. **DETAILED COURSE OUTLINE:**

I. Programable Logic Devices (PLD)
   - PLD Design Flow
   - PLD Architecture
   - Using PLDs to solve basic logic design

II. Field Programmable Gate Array (FPGA)
   - Altera’s Quartus II design and simulation software
   - FPGA applications with VHDL
   - FPGA applications with LPMs
   - FPGA electrical characteristics
   - Schematic Design for Intel (Altera) FPGAs
   - Waveform Simulation for Intel (Altera) FPGAs
   - VHDL Program for Intel (Altera) FPGAs

III. Boolean Algebra and Reduction Techniques
   - Using FPGA to Solve Basic Logic Designs.
   - Entering Truth Tables Using VHDL Vector Signals.

IV. Exclusive OR and Exclusive NOR Gates
   - FPGA Parallel Binary Comparator
   - FPGA Controlled Inverter

V. Arithmetic Operations and Circuits
   - Library of Parameterized Modules (LPM)
   - 8-Bit Binary Adder/Subtractor
   - BCD Adder
   - LPM Adder/Subtractor
VI. Code Converters, Multiplexers, and Demultiplexers
   A. Decoders and Multiplexer Implementation in VHDL
   B. Decoders and Multiplexer Using LPMs
   C. LPM Comparator

VII. Flip-Flops and Registers
   A. VHDL Description of a D Flip-Flop
   B. VHDL Description of a J-K Flip-Flop
   C. LPM Flip-Flop

VIII. Counter Circuits and VHDL State Machines
   A. VHDL Description of a 16-Bits Up Counter
   B. VHDL Description of the Seven-Segment Decoder
   C. LPM Counter
   D. Implementing State Machines in VHDL

IX. Other Topics: As Defined by the Instructor (The topics on FPGA applications are strongly recommended)

Q. LABORATORY OUTLINE:

   A. Using FPGA to Solve Basic Logic Designs.
   B. Schematic Design for Intel (Altera) FPGAs.
   C. Waveform Simulation for Intel (Altera) FPGAs.
   D. VHDL Program for Intel (Altera) FPGAs.
   E. Entering Truth Tables Using VHDL Vector Signals.
   F. VHDL Description of Adders.
   G. Decoders and Multiplexer Implementation in VHDL.
   H. VHDL FPGA Design Using LPMs.
   I. VHDL Description of Flip-Flops.
   J. VHDL Description of Counters.
   K. VHDL Description of Seven Segment Decoder.
   L. Implementing State Machines in VHDL.
   M. VHDL Description of Shift Registers.
   N. VHDL Components and Instantiations